The system architecture and test results of the custom circuits and beam test system for the Multiplicity-Vertex Detector (MVD) for the PHENIX detector collaboration at the Relativistic Heavy Ion Collider (RHIC) are presented in this paper. The final detector per-channel signal processing chain will consist of a preamplifier-gain stage, a current-mode summed multiplicity discriminator, a 64-deep analog memory (simultaneous read-write), a post-memory analog correlator, and a 10-bit 5 ps ADC. The Heap Manager provides all timing control, data buffering, and data formatting for a single 256-channel multi-chip module (MCM). Each chip set is partitioned into 32-channel sets. Beam test (16-cell deep memory) performance for the various blocks will be presented as well as the ionizing radiation damage performance of the 1.2 p n-well CMOS process used for preamplifier fabrication.
I. INTRODUCTION
The requirements of low-power consumption, small physical area, a channel count of approximately 34,000, and flexible data handling make the MVD of the PHENIX detector at RHIC one of the most challenging of the PHENIX detector subsystems [ 11. Additional requirements, which include a minimum 10:1 system signal-to-noise ratio for a single Minimum Ionizing Particle (MIP) signal (which results in noise less than 2500 electrons rms) and discrimination of a 0.25 MIP event for the per-channel multiplicity discriminator, offer a challenging set of problems.
The MVD is a 2-layer barrel detector comprised of 112 strip detectors and 2 disk-shaped end caps comprised of 24 wedge-shaped pad detectors. It is a clam-shell design, constructed in two halves to close about the beam pipe. The main physics goals of the detector are to provide a multiplicity measurement to the PHENIX level 1 trigger, and to reconstruct the collision vertex to better than 2 mm. This paper presents measurements of the prototype circuits including the preamplifier-discriminator, analog memory unit (AMU), analog-digital converter (ADC) and heap manager for the MVD detector front-end electronics (FEE). The system was run in the BNL AGS facility as a fixed-target experiment. The electronics, however, were run as simuItaneous read-write with a sampling rate of 400 ns.
ELECTRONICS ARCHITECTURE
A block diagram of the electronics is shown in Figure 1 . This includes the preamplifier, discriminator, current-sum output, analog memory-correlator and ADC. The system controller, or Heap Manger, is not shown but will also be discussed. The electronics will be mounted on a MCM. Each MCM will be connected to a 256 channel strip detector and will contain 8 preamplifier-discriminator chips and 8 analog memory-ADC chips. Each of these chips will contain 32 channels of its respective functions. In addition, the MCM will contain the Heap Manager chips and associated control logic. In the prototypingheam test round, we have fabricated an 8-channel die set.
A. Preamplifier
The preamplifier, shown in Figure 2 , utilizes a PMOS cascode amplification stage for low l/f noise. The input device operates in weak inversion with a drain current of 100 pA. Versions of this design are presently being used by not only PHENIX, but also by the PHOBOS detector collaboration [2] (also at RHIC), and the Naval Research Laboratories (NRL) for Germanium spectroscopy [3] . The PHENIX version employs a wideband gain stage after the preamplifier. The resultant power dissipation of the PHENIX preamplifier is where n is the subthreshold slope and g, is the device transconductance. If we add a feedback resistor across the feedback capacitor, the transfer function becomes approximately 1.2 mW. The circuit is fabricated in 1.2 pm n-e&,ut ( I + sC,Rb) well CMOS and has an 85 pmkhannel pitch. The correlated sampling present in the analog memory reduces the low frequency noise, but does nothing to effect the preamplifier directly. Unexpected noise spikes due to detector the signahoise for a variable feedback resistor was plotted. The detector capacitance was 10 pF, CC was equal to 200 pF, and Rb was as previously stated. The signahoise ratio for the preamplifier both before (S/N direct) and after (S/N DCS) an ideal double-correlator are plotted as a function of the feedback resistor in The results indicate that a feedback resistor between 1 0 M a and 100MSZ results in approximately the same S D I ratio for both correlated sampling and direct output. This range is an acceptable compromise between having good double-correlated performance and limiting the effects of lowfrequency noise pickup. For the beam test, the feedback switch, which is a pmos FET, was biased on at all times and adjusted for minimum overall system noise. The final version of the preamplifier has a long channel (W=l.8 pm, L==200 pm) pmos FET in the feedback which will allow an appropriate adjustment of the feedback time constant.
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B. Discriminator
The multiplicity discriminator [ 5 ] block diagram is presented in Figure 4 . Each time an input step greater than the threshold setting is detected, a fixed-value current source is switched to a summing node. The current-mode outputs of 256 discriminators are summed in this manner to produce a multiplicity output whose amplitude is proportional to the number of fired discriminators. The resultant current sum is buffered by a transimpedance amplifier and input to a flash ADC for the multiplicity count.
The design allows triggering at every beam crossing (108 ns) with no deadtime and has a total power consumption of approximately 500 pW/channel. 
C. Analog memory-correlator
The final analog memory unit (AMU) is a 64-cell deep, voltage-write-voltage-read, deadtime-less topology with a power dissipation of approximately 1 mW/channel. The beam test electronics utilized a 16-cell deep prototype version that had the same cell design and output amplifier as the larger unit. The memory is followed by an analog correlator that performs the double-correlated sampling. Both direct memory output and correlated output are available to the subsequent analog-digital converter (ADC). The memory reading and writing is addressed externally from the Heap Manager. The read and write logic decoders are completely independent to allow simultaneous read-write (deadtime-less) operation. A block diagram of the memory is presented in Figure 5 . Due to time constraints in the software development, the correlator was not used in the beam test. The data was subtracted off line. The memory was originally fabricated a 1.2 pm nwell process. Recently, tests were performed to measure the amount of dielectric absorption [6] present in the particular process. Dielectric absorption (DA) will cause a trigger latency-dependent degradation of the charge stored on the memory storage capacitor.
Some testing by other collaborators [7] had indicated the process exhibited significant DA. Our testing revealed that there is indeed some DA at approximately the 10-11 bit level. This is a marginal effect for the MVD subsystem but it could be a serious problem for the calorimeters and other subsystems within the detector. Because we are planning to use this memory for all subsystems, the decision was made to fabricate in another 1.2 p n-well process. This process was tested by both O W L and Nevis Laboratory and found to have DA equal to or less than 1 part in 4000 (12 bits).
D. Analog-digital converter
To allow easy maintainability and take advantage of the economics of scale, the readout architecture of the subsystems within the PHENIX detector have been designed to resemble one another. A universal AMU/ADC chip that will be used in several PHENIX subsystems is currently being designed. The architecture of the chip is 32 channels of 64-deep AMU and 32 channels of switchable 9-, lo-, 11-, 12-bit ADC. Due to dynamic range requirements, the MVD ADC will be set for 10-bit operation. The ADC has an adjustable dynamic range of up to 4.5 Volts. The prototype chip implements an eight channel version of the ADC [8, 91. The circuit dissipates 1.19 mW/channel for the %channel prototype at 100 MHz clock frequency (5 ps conversion time for 10-bit conversions).
E. Heap Manager
A generic Heap Manager has been developed [ 10, 111 for use in all PHENIX detector subsystems using analog memory for front-end signal buffering during the Level-1 trigger decision; however, due to the reduced size and power requirements for the MVD, this functional block has been partitioned such that the minimum required electronics are physically located near the detectors. The remaining circuitry resides at the ends of the detector subassembly as interface cards to the data collection modules (DCMs). The Heap Manager controls all on-board functions including AMU address list management and control (for asynchronous read and write operations), correlator timing, Level-1 buffering associated with trigger latency, ADC precharge/acquisition/conversion control, data handling, command interpretation/execution, and timing.
This function has been implemented using commercially available FPGAs allowing in-circuit programmability for future functional upgrades. A multi-function serial interface is used for FPGA programming, calibration setup, diagnostics and monitoring.
The beam test heap manager was implemented in two Xilinx field-programmable gate arrays (FPGA) and ran at a 10 MHz internal clock which produced a 2.5 MHz beam clock sampling frequency. The new version of the circuit is also implemented in two Xilinx FPGAs but runs as high as 63 MHz internal clock which will generate up to a 16 MHz beam clock sampling frequency, more than adequate for the 10 MHz needed by PHENIX. 
RADIATION EFFECTS
Due to the proximity of the detector to the interaction region, some significant (-10 mad) radiation exposure is expected. The desire to utilize a slandard non-radiation hardened 1.2 p CMOS process, resullted in the need for radiation effect measurements to be performed to ensure acceptable circuit operation. Versions of the preamplifier, analog memory and ADC circuits have been irradiated to various doses of ionizing radiation. The process appears to be sufficient for doses to 75 kRad for most functions [12] . The major problem lies in the leakage current of the input protection for the preamplifier. Devices used for protection networks begin to exhibit increased leakage current due to radiation-induced decrease in the nmos threshold voltage. A protection pad that utilizes a pmos device for positive excursion protection and a p-implant substrate diode with channel stops for negative excursion protection was developed.
The resultant input pad leakage is now approximately that of a completely unprotected preamplifier with its associated transistor junctions. Tests with 400 keV xrays have revealed the pad shows no degradation for a 10-20 kRad dose.
IV. BEAM TEST RESTJLTS
Each element of the front-end has been prototyped in 8-channel versions. We recently instrumented 32 channels each of two MVD silicon strip detectors, and tested them at the AGS at BNL in a secondary beam line that provided a minimum ionizing beam flux. The setup consisted of an upstream finger scintillator that covered the instrumented section of the strips, the two strip detectors, one behind the other, and a downstream coincidence paddle. The two scintillators defined the trigger. The trigger rate to strip rate ratio was about 50: 1. The test setup is pictured in Figure 7 .
The electronics die were packaged in commercial ceramic packs and interconnected on a standard G-10 printed circuit board (PCB). The silicon detectors were both outer layer types, with 7.5 cm long strips. The kapton cable(s) connecting the strips to the readout boards was 19 cm long. The test successfully demonstrated the operation of the entire electronics chain [ 131. We measured the signal-to-noise (S/N) on the output of the preamplifier to be about 15:l. Figure 8 shows the ADC distribution from a single silicon strip. The shape of the Landau is well resolved, though the absolute separation of signal to noise is not as good as we would like. The ratio of the Landau peak to the one-sigma width of the residual noise distribution is about 6: 1, whereas our goal is to achieve 1O:l. Part of the noise width is due to a known problem in the version of the ADC we used for the test which had a noisy ramp. This problem has been solved in a subsequent layout. The greater noise contribution is, we feel, due to coupling of the fast clocks on the PCB into the ADC.
In particular, we feel the problem is exacerbated by the long trace lengths that carry these signals.
V. FUTUREWORK
The platform that we will use in the MVD is a multichip module. The process we will employ is the High Density Interconnect (HDI) process. In this process, wells are milled out of an alumina substrate, and the bare die are placed into these wells so that the surface of the die are coplanar with the unmilled surface of the substrate. A polyimide layer is placed over the substrate and holes are laser drilled through the layer, directly over the die bond pads, and the contact is made by aluminization. Multiple layers are built up of trace, power and ground. We have laid out a four layer MCM. The first layer routes the analog signal traces. The second layer is a power plane split between analog and digital. The third layer routes the digital traces. The final layer is a split ground plane. The 32 channel prototype is functionally equivalent to the chain we used in the beam test, with the exception that we will use the improved ADC. The clock traces are several times shorter than on the PCB counterpart. This fact, together with the direct contacts to the die pads, and the excellent analog to digital isolation that can be achieved in the HDI process, should significantly reduce the system noise. The VII. ACKNOWLEDGMENT
